This brief paper describes a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a Split ADC structure. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC to realize low power and high speed. However the residue amplifier as well as the DAC suffer from gain error and non-linearity, and hence they need calibration; conventional background calibration methods take a long time to converge. We investigated the split ADC structure for its background calibration with fast convergence, and validated its effectiveness by MATLAB simulation.
Introduction
Attention is being paid to digitally-assisted technology for pipelined ADC implementation with fine CMOS processes [1] - [3] . A residue amplifier in the first stage consumes considerable power, hence an open-loop residue amplifier has been proposed in [1] , [2] for its low power and high speed; its nonlinearity is self-calibrated in the background. However its calibration convergence time is long, which may cause problems such as long testing time (i.e. high testing cost) [4] .
A split ADC structure has been proposed for fast convergence of self-calibration [5] - [7] , for calibration of the following cases: (1) Gain error of the residue amplifier and the DAC nonlinearity (DAC capacitor mismatches). (2) Gain error and nonlinearity of the residue amplifier. We here consider how to make the method described in [8] more practical for low-power, high-speed, high-precision pipelined ADC design by compensating for gain error and nonlinearity of the residue amplifier as well as DAC nonlinearity, using:
1. An open-loop residue amplifier in the first stage. 2. Background digital self-calibration for its nonlinearity as well as its gain error and the DAC nonlinearity. 3. Split ADC structure for fast convergence. We will describe the above structure and calibration algorithm, and validate its effectiveness (fast convergence and high linearity) by Matlab simulation. Figure 1 shows a block diagram of a pipelined ADC, where DAC capacitor mismatch, finite gain and nonlinearity of the operational amplifier degrade the SNDR of the pipelined ADC; here we consider how to calibrate for them. Figure 2 shows a Split ADC structure, and it has been shown in [5] , [6] that there is a class of background calibration algorithms that can converge quickly.
Pipelined ADC with Split ADC Structure
Since the two split pipelined ADC outputs (and hence noise effects) are averaged in Figs. 2 and 3 , the values of capacitors and g m 's can be halved in DACs and amplifiers (keeping C/g m constant) [5] , [6] , and hence their overhead is small.
Self-Calibration of Pipelined ADC
We here consider using an open-loop residue amplifier (Fig. 4 ) for low power, and calibrating for its large nonlin- earity as well as for its gain error and for DAC capacitor mismatch. We model its nonlinearity as follows, assuming a differential open-loop amplifier:
Residue Amplifier Nonlinearity Calibration
We consider adding "0" or "1", generated pseudo randomly by a random number generator (RNG) to stages 1 A and 1 B (Fig. 3) (Fig. 7) . When the upper-four-bit output is "0000", the average distance h anl of two residues can be obtained by "d ab00 and d ab10 " (or "d ab01 and d ab11 "), and here the residue waveforms are strongly affected by amplifier nonlinearity. Similarly we can obtain the distances between the residue waveforms for upper-four-bit outputs from "0001" to "1111", and also in stage 1 B . Digital calibration works to equalize the digitallycorrected average distances for several digital codes, then we have the correct ADC output, with amplifier nonlinearity compensated, in stage 1 A . Similarly we have the correct ADC output in stage 1 B (Fig. 8 ).
Residue Amplifier Gain Error and DAC Capacitor Mismatch Calibration
This section describes our method of background selfcalibration for residue amplifier gain error and DAC capacitor mismatch, based on [3] ; this calibration is performed after the above-mentioned nonlinearity calibration. First, we have only one residue waveform by subtracting the offset (Fig. 9) . Next, we compensate for slope mis- (Fig. 10) . We have a calibration signal of the difference between the ADC A and ADC B output codes. Gain error and capacitor mismatch may cause missing codes (Fig. 11) . Since the reference voltages of sub-ADCs in ADC A and ADC B are designed to be different, missing codes in ADC B can be measured by ADC A , vice versa, and they are corrected (Fig. 12,  [3] ). Figure 13 shows a block diagram of the pipelined ADC with background self-calibration, and Fig. 14 shows the analog part employing a Split ADC structure. The first stage is split into ADC A and ADC B . The digital calibration block consists of block 1 for nonlinearity correction (Fig. 15) and block 2 for gain error and capacitor mismatch correction (Fig. 16 ).
Background Self-Calibration Circuit

Simulation Results
We have performed Matlab simulation to validate the effectiveness of our proposed method. Simulation conditions: 12 bit 10 MS/s pipelined ADC us- ing a residue amplifier with the following nonlinear characteristics:
Reference voltage V re f =1 V, Overdrive voltage V ov = 0.25 V, g m R of the amplifier in stage 1A, 1B = 7.5, 7.6 respectively. Capacitor mismatch σ in DAC = 2%. Gain μ in LSM loop in block 1 =1/8192, IIR filter gain μ 3 , μ 1 in self-calibration block 1, 2 =1/512, 1/1024 respectively. Figure 17 shows DNL and INL, while Table 1 summarizes the simulation results. We see that our calibration for gain error, capacitor mismatch and nonlinearity is effective. We have also checked convergence time (≈ 6 × 10 5 sampling periods, [8] ) and it is about 1/100 of the conventional method in [1] , [2] .
Conclusion
We have proposed a background calibration algorithm for 
